News & Events

Stay tuned to the latest News and Events:

Tuesday, July 9, 2019 - 17:40

RISC-V is an open-source hardware instruction set architecture (ISA) based on established reduced instruction set computer (RISC) principles. Since its introduction the architecture is gaining more and more popularity in industry.

Please note our updated example for using a RISC V core on SpiderSoM and MX10 under ...


Thursday, May 23, 2019 - 14:18

We say Thank you ! for dropping by and the interesting conversations we had on the FPGA Kongress.

As we were asked about it: The howto for installling the RISC V softcore on Spiderboard is available on

Featured Products

Choose your SoM, Evaluation Kit & more: